Early vision algorithms typically can be classified as either pixel-based or image-based. Pixel-based algorithms such as edge detection and optical flow produce a dense output on every grid point. Image-level algorithms such as center of mass computation [1, 5] produce a few outputs by integrating information from the entire image. Most special-purpose analog VLSI vision chips developed so far implement early vision algorithms of these categories. Little work has been done in building special-purpose chips that move beyond these early-vision algorithms. Dynamic wires, fist introduced by Liu and Harris [2], provide an avenue for object-based processing. The dynamic wire model is a methodology that provides dedicated lines of communication among groups of pixels that share a common property. The methodology consists of first, configuring the switches in a 2D network for the groups of pixels that share a common property and second, utilizing the resulting dynamic connections for computation. These tasks can be accomplished by using a network of resistors and switches (Fig.
Another example of object level processing is figure-ground separation. This task can be accomplished by using a network which is similar to the network shown in Fig. 1 ; however in this case the switches are used to isolate regions rather than to define communicating wires. If a voltage source is applied to a central grid point in the array, the region inside the contour would rise to the value of the applied voltage source. The voltage outside the contour would be different since it is isolated from the interior region of the contour by the open switches defined by the contour. Thus, the " Figure" can be labeled.
In this paper, we will describe two analog VLSI chips that perform object-based computations. The first chip computes length of various contours in an image and the second chip performs figure-ground separation of a scene.
Contour Length Chip
Contour length computation is useful for further processing such as structural saliency [4] , which is thought to be an important stage before object recognition. This computation would be virtually impossible if we are restricted to pure pixel-or image-based operations. Here the dynamic wires are created by using the pixels along the contour of interest to configure a set of switches. An arbitrary, unique pixel along the contour is selected to be the "leader." This pixel then connects a shunting resistor to ground. In addition, every pixel on the contour supplies a given amount of current to the dynamic wire. This computation is depicted in Fig. 2 . The measurement of contour length is done by measuring the current supplied to the wire. If a linear resistor is used at the leader. the voltage on the dynamic wire would be proportional to the length of the contour.
Figure 1: Schematic of switch network used for configuration of dynamic wires. Circles represent local processing circuitry at each node. A binary edge map may be used to set the configuration of switches in the network. In this example, two contours are evident: a four-node horizontal contour on the top (dark shade) and a six-node closed contour on the bottom left (medium shade). Once the switches are set, additional circuitry inside the shaded circles may use the resulting dynamic wires for general communication with other pixels on the contour. This network computes the number of nodes along a contour and not the number of links. Hence the length measurement will be off by one for open contours and exact for closed contours. An additional source of error arises from mapping the chip onto a rectangular grid. Lengths of diagonal lines will be off by a square root of 2. Methods of overcoming these errors are under investigation.
A 7x7 chip that computes contour length has been fabricated using MOSIS 2 pm CMOS technology. The shunting resistor in the leader pixel is implemented using a single MOS transistor connected to ground. Each pixel on the chip has this shunting resistor as well as circuitry to choose a leader for all the pixels along a connected contour. Once the leader has been chosen, the leader pixel connects the shunting resistor to ground. Since all the current from the m pixels along the contour must flow through the resistor, the value of the current indicates the number of pixels along the contour. This current is converted to an off-chip voltage through a sense-amplifier present at an output pad. Details of the circuit to scan off the current from the leader pixels to the sense-amplfier is described in [2, 3] . Figure 3 shows the linear relationship between the measured voltage and the contour length. The most challenging aspect of this contour-length chip is the circuitry to uniquely determine a pixel from each contour to be the leader. There are different ways to select a leader from each contour. One way is to order all the pixels on the chip and choose the highest ranked pixel on each contour to be the leader. On this chip, the leader is selected by entering all the pixels along each contour in a "competition." The winner of this competition will be the leader. This competition requires each node to charge up its own capacitor once a reset line has been triggered. The first node that charges its capacitor above the trip point of a digital inverter will pull down a global precharge wire which connects all the pixels along the contour . This wire will in turn latch the states of the winner and losers. One of the pixels will normally toggle first because of the inherent offsets and component mismatches in silicon. Certain systematic bias offsets were included in the design to further ensure the selection of one leader. Details of the implementation of leader circuit is described elsewhere [2] .
There is a small probability that more than one leader for each contour is selected but our experience with the chip shows that normally only one leader is selected for each contour. The results of processing 2D images of various contours are shown in Fig. 4 . The binary edge map sets the state of the MOS switches.
Figure-ground Chip
Human observers effortlessly perform figure-ground segregation. That is, if shown a scene in which a small region is distinguishable from the background by any number of visual features, such as brightness, depth, texture or motion, humans rapidly label this region the "object" and everything else "ground," with little dependency on the length or the complexity of the outline of the "object's" contour. Ullman argued in a seminal paper in (1984) that this, and a number of related visual abilities of the human visual system, constitutes an elementary set of visual routines carried out by small modules within our visual cortex. A related "visual routine" is the task of determining whether a specified point in the visual field is inside or outside of one (or more) closed visual contours [2]. We describe a chip that labels all points inside a given---possibly incomplete and broken---contour.
We assume that a 2D visual image has been captured and edges have been computed. These edges can be found by using a 2D version of the analog zero-crossing chip with onchip photoreceptors as developed by us [6] . The presence of an edge then causes switches at the corresponding grid point within a rectangular resistive network to open (Fig. 5) . A closed edge contour will then correspond to a series of open switches on this grid. For our initial prototype chip, we assume that the visual contour will always encompass the central grid point in the array. At this point, the resistive grid is connected to the battery Vfig, while the periphery of the array is grounded to Vgnd (we use Vg?d = 2.0 V and Vfig = 3.5 V). If the voltage at all other gnd points is left floating and the contour is complete, that is, the central grid point is completely isolated from the periphery of the chip by a series of open grid points, the voltage at all points inside the contour rises to Vfig, while the voltage at grid points outside the contour will settle to Vgnd. Thus, the " Figure" will be labeled by one voltage level and "Ground" by another. If we neglect the small parasitic capacitances present on the chip, the figure-ground segregation occurs in The input to the chip is a binary edge map. At every grid point in the rectangular array where edges have been found four switches are opened, isolating that node from its four neighbors (the shaded edge contour corresponds to a series of isolated nodes). Here we assume that the central point in the array is always enclosed by the contour. This point is connected to a voltage source Vfig, while the periphery is connected to the voltage Vgnd. If the contour is unbroken, the voltage at each interior point will then rise to Vfig, while all outside grid points wll settle to Vgnd. Thus, the "object" is rapidly segregated from the "background." If the contour is not complete, the saturating resistances (here indicated with simple resistances) will limit the current flowing through these "holes" in the contour and partially seal off the boundary. The chip has 15 by 18 nodes and was implemented using MOSIS 2 mm CMOS technology.
parallel, independent of the complexity or the arclength of the contour.
Contours in real images are frequently incomplete, but instead have broken segments of one or more pixels. This will enable the current to flow through these "holes" in the contour, smearing out the voltage level between inside and outside. Incomplete contours can be closed by performing an additional processing step after edge detection. However, such algorithms are expensive to implement in electronic circuits. We use a different route by exploiting a property of Mead's (1989) "Hres" circuit used to implement resistances (Fig. 6b) . Its I-V relationship (Fig. 6c) is linear for a small voltage range around the origin; the slope of the I-V curve, i.e. the conductance, is controlled by the gate voltage, V, , , (Fig. 6b) . For large voltage gradients across this device (Fig. 6b) , the current saturates at a variable I, , , .
At those locations where the contour is broken, the saturating resistances will limit the current flow, preventing smoothing of the voltage profile to occur.
The performance of the chip is illustrated in Figs. 7 and 8 . If the contour is unbroken, the voltage inside the figure rises to Vfig, segregating it from the surround. If a small gap appears in the contour, it can be partially "sealed" off by the action of the saturating resistance "Hres," which limits the current flowing through this gap, inhibiting full voltage equalization from occurring. As the break in the contour becomes larger, the voltage gradient across the "illusionary contour" between the upper and the lower part of the figure becomes smaller and smaller ( Fig. Sa and b) . If "Hres" is set to a low conductance, the gradient becomes larger again (Fig. 8c) ; now, however, the chip fails to discriminate between very small and large gaps. Note that "inside" and "outside" are strictly defined only for a closed contour. Thus, it is somewhat arbitrary at what distance two edges are considered to be part of the same or separate contours (e.g., Fig. 8 ). If the output voltage is thresholded at 3.0 V (in the case of Fig. 8b ), the contour with one or two pixel breaks would be considered a single Figure, while the two larger breaks would not be.
Overall, the figure-ground chip behaves very satisfactorily. Different from previous vision sensors, it associates a single variable, the voltage level, with an entire figure rather than with an individual pixel. We are currently planning several modifications of this chip, including larger grid sizes to test multiple or more complex figures, a chip where the figure can be anywhere in the image and and a chip in which the saturating resistances are replaced with resistive fuses [7] for true "contour sealing" performance.
